Abstract-Detailed analysis of the mechanisms that cause deviations of the emission current from the input data current in polycrystalline silicon (poly-Si) thin-film transistor (TFT) currentcopier active matrix carbon nanotube field emission display (FED) pixel circuits is presented. These effects make the modulated emission current sensitive to the process variations of the circuit elements. Monte Carlo circuit analysis with a Gaussian statistical distribution of all related process parameters in the pixel circuit shows the emission current nonuniformity, and therefore illustrates the importance of improving the poly-Si TFT process for the design of high-resolution and high-brightness current-mode active matrix addressed displays. The analysis is also suitable for design and optimization of other reported current-mode active matrix addressed FED or organic light-emitting displays.
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I. INTRODUCTION
F
IELD emission displays (FED) and organic light-emitting displays (OLEDs) are currently the two most promising display technologies that are likely to replace the dominant liquid crystal display in the future [1] , [2] . In both technologies, the luminance of the lighting element is proportional to its current density, and therefore current-mode pixel driving approaches appear to be a natural solution for high quality FEDs or OLEDs. To date, current-copier and current-mirror type pixel circuitry based on amorphous silicon (a-Si) or polycrystalline silicon thin film transistor (poly-Si TFT) technologies have been proposed for the active matrix addressed OLEDs [3] , [4] . Lin et al. [5] used a current-mirror-based switch-current memory pixel circuit for OLEDs to improve the accuracy and operation frequency, and Levy et al. [6] has already designed a CMOS subthreshold-voltage-scaling current-mirror driver for OLED-on-silicon to improve the bandwidth and settling behavior. Recently, the design of poly-Si TFT current-modulated FED pixels based on carbon nanotube (CNT) emitters was also reported [7] . These current-mode pixel drivers greatly improve the display uniformity, compared with the voltage-mode pixel drivers [8] , [9] , as well as successfully achieving good gray-shade control by continuously modulating the current density of each pixel directly with the input data current.
For the current-copier CNT-FED pixel circuit, as shown in Fig. 1 , the operation can be divided into two phases: sampling and hold. During the sampling phase, the video signal is converted to a current signal , then sampled into the current sink transistor during row selection. During the hold phase, the current sink transistor reproduces and holds the current signal to drive the lighting element. Theoretically, the modulated emission current is equal to the input data current , independent of the process variations of the circuit components. However, there are usually some deviations of from due to several undesired effects which are sensitive to the process variations of circuit components. Thus, the output linearity of the driver circuitry and the emission current uniformity may deteriorate.
In this paper, the mechanisms that cause the current deviations from ideal are carefully investigated for the first time. A modification of the pixel circuitry in Fig. 1 , with an additional feedback capacitance between 's source and drain is proposed and analyzed. The Monte Carlo analysis, taking account of the process variations, predicts the performance of the current-copier pixel circuits in a true poly-Si TFT process. The circuit simulation in the work is based on the RPI Polysilicon TFT model using the Silvaco Smart-Spice circuit simulator [10] . The setup for the simulation can be seen in [7] . Although the study in this work is based on the current-copier FED pixel circuit, it is also very suitable for other current-mode active matrix display pixel drivers for FEDs and OLEDs. is the falling part due to charge injection and clock feed-through effects on T , 1V is the rising part due to T s drain-to-gate coupling, and 1V is T s drain/source voltage variation.
II. ANALYSIS OF THE CURRENT ERRORS
For the current-copier FED pixel shown in Fig. 1 , in a realistic case, the finally modulated emission current is given by [11] ( 1) where is the transconductance factor of , and are the gate stored voltage and the drain voltage shift which occurs when the pixel operation changes from the sampling phase to the hold phase, and is a constant associated with the channel length modulation and the kink effects of the poly-Si TFTs.
Equation (1) shows that and may cause deviation of from . As illustrated in Fig. 2 , is composed of two parts: the falling part due to the charge injection and clock feed-through effects on and the rising part due to s drain-to-gate coupling. The following discussions will analyze the two parts of and present the mechanisms that produce , as well as the relations between , , and the circuit components.
A. Impacts of s Switching Effects
The main factor that induces the sampled error is the charge injection and clock feedthrough effects of . In Fig. 1, as begins to fall to turn off the switch, mobile charges exit through both the drain end and the source end of . The charges transferred to the cause a reduction to the sampled voltage, which can be expressed as [12] (2) where is s threshold voltage, denotes the fraction of the channel charge that flows into , depending on the voltage swing and falling rate of . A higher swing or quicker falling rate of will cause larger . represents the average channel potential, which is dependent on the input data current. At the same time, when switches from high to low, the voltage difference in switching may be coupled into the sampled point with the clock feed-through effect, and give rise to , which is given by
For the self-aligned TFT technology, is much smaller than . Thus, the total amount that the settling voltage is pulled down can be approximated as shown in Figs. 3 and 4 also agrees with (4), since a larger brings a larger , which causes smaller according to (4) .
Based on the above arguments, can be minimized by using the largest possible, using minimum-geometry , keeping the swings as small as possible and slowing the falling rate. However, decreasing s length will cause larger leakage current in the hold phase; increasing and decreasing s width will prolong the required settling time; lowering the swing will increase , s ON resistance and thereafter the settling time; finally, the limited pixel select-on time makes it difficult to slow s falling rate too much. That implies some compromises are necessary to be considered in the design to achieve the best performance, and is difficult to be completely eliminated.
B. Drain-to-Gate Coupling
Another effect that contributes to the sampled error is the drain-to-gate coupling of through the drain/gate capacitance . When the circuit switches from the sampling phase to the hold phase, the increase of may be coupled to the gate with the parasitic drain/gate capacitance , and increase the with a certain amount , which can be expressed as [12] (5)
For the self-aligned TFT technology, the is mainly composed of the gate/channel capacitance, which depends on the operation state. With the increased drain voltage, the depletion region near the drain increases and decreases. Thus, may decrease with increased in this case, as shown in Fig. 5(c) . If adding a larger feedback capacitance between the gate and drain of , , and in Fig. 5(a) and (b), has a linear rise while increasing , which accords with (5). The linear relation between and from (5) also fits the simulation results in Fig. 6 .
C. The Impacts of ON-Resistance
When the data current is sampled into the current sink transistor , the nonzero resistance of causes a voltage drop on the switch. So there is (6) where (7) and (8) must be kept small enough , otherwise will be drawn into the triode operation region and bring a large sampled error of for reproducing the sampled current during hold phase. In the final design, can easily be made small enough. But its being sensitive to the process parameter variations of both and , as seen from (6)- (8), may give rise to some variations of sampled and . The larger will cause smaller , and for a given input data current, the smaller induces larger based on (9). Thereafter, a larger emission current will be reproduced during the hold phase.
(9) Fig. 7 shows the linear relation between and the of , and the increased with increasing of , which agrees with the above arguments very well. From (9) , increasing the conductance of may cause a decrease of But, the increase of the conductance will also increase , reduce , and finally lower the . Therefore, an increase of with increased carrier effective mobility of and can be found in Fig. 8 .
III. CURRENT-COPIER PIXEL CIRCUIT WITH A FEEDBACK CAPACITANCE
The main factor that induces the deviation of from is charge injection and clock through effects of , and is possibly partially cancelled by adding a dummy transistor [13] or using a CMOS transmission gate instead of the n-TFT switch [14] . However, they both increase the pixel complexity with an additional TFT and input pulse signal. From Fig. 2 , it is seen that the may counteract . In fact, as illustrated in (5), Figs. 6 and 7, since the curve of has a similar change with that of (Fig. 9) , choosing a suitable may produce a that can effectively reduce over the whole current range. Fig. 10 shows the improved linearity of the pixel circuit with adding a feedback capacitance between s gate and drain.
IV. CURRENT NONUNIFORMITY DUE TO PROCESS VARIATIONS
To predict the emission current nonuniformity of the pixel circuitry fabricated in a true poly-Si TFT foundry process, Monte Carlo analysis was performed with the Gaussian statistical distribution of all related process parameters in the circuit as shown in Table I . The nonuniform current-voltage characteristics and the standard deviation current errors of the triode field emitter model used for the simulation are shown in Fig. 11 . The distribution histogram of obtained by Monte Carlo analysis in Fig. 12 shows the circuit with a feedback capacitance , provides better current-copy accuracy, but it has a little worse uniformity due to the additional parameter , which is also shown in Fig. 13 . Although compared with the original current-voltage characteristics shown in Fig. 11 , the standard deviation error for the emission current has been greatly reduced and therefore a much higher uniformity obtained, the increasing standard deviation of with the increased signifies the importance for improving the process for building high-resolution and high-brightness current-mode active matrix addressed displays. Fortunately, because the human eye is not sensitive to a smooth luminance variation in the long-range regime (a range of viewing angles from about 30 to 60 ) [15] and the TFT technology in a short-range regime can show good uniformity of the electrical characteristics, it is very promising to design the cur- Table I . 
V. CONCLUSION
The factors that contribute to the current nonuniformity in the poly-Si TFT current-copier FED pixel circuit are carefully investigated, including; 1) the charge injection and clock feedthough effects, 2) drain-to-gate coupling of the current sink TFT and, 3) the ON-resistance of the switch TFT. Detailed analysis of the modulated emission current varying with the circuit component parameters is very important for designing and optimizing the pixel circuit for high performance displays. It is also found that through adding a feedback capacitance, the output linearity of the circuit can be improved at some comprise of emission current uniformity. Monte Carlo analysis shows the nonuniformity of the current-copier circuit, and proves the importance of greatly improving the process to develop high-resolution and high-brightness active matrix addressed displays. The work in this paper is also useful to analyze and optimize other current-mode active matrix pixel drive circuits that have been reported. 
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